Multiphase current-controlled buck converter with energy recycling output impedance correction circuit (OICC) by Svikovic, Vladimir et al.
Multiphase Current-Controlled Buck Converter 
With Energy Recycling Output Impedance 
Correction Circuit (OICC) 
Vladimir Svikovic, Jorge J. Cortés, Pedro Alou, Jesús A. Oliver, Oscar Garcia, and José A. Cobos 
Abstract—This study is related to the improvement of the output 
impedance of a multiphase buck converter with peak current mode 
control (PCMC) by means of introducing an additional power path, 
which virtually increases the output capacitance during transients. 
Various solutions that can be employed to improve the dynamic 
behavior of the converter system exist, but nearly all solutions are 
developed for a single-phase buck converter with voltage mode 
control, while in the voltage regulation module applications, due to 
the high currents and dynamic specifications, the system is usually 
implemented as a multiphase buck converter with current mode 
control to ensure current sharing. The proposed circuit, output 
impedance correction circuit (OICC), is used to inject or extract 
a current n - 1 times larger than the output capacitor current, 
thus virtually increasing n times the value of the output capac-
itance during the transients. Furthermore, the OICC concept is 
extended to a multiphase buck converter system and the proposed 
solution is compared with the system that has n times bigger out-
put capacitor in terms of dynamic behavior and static and dy-
namic efficiency. The OICC is implemented as a synchronous buck 
converter with PCMC, thus reducing its penalty on the system 
efficiency. 
Index Terms—DC-DC converter control, multiphase DC-DC 
converters, output impedance correction circuit (OICC). 
I. INTRODUCTION 
IN voltage regulation module (VRM) applications, it is well known that the main driver in designing the output filter stage 
is the output impedance of the system due to the strict specifica-
tions imposed by the load. Therefore, the ongoing research trend 
is directed to improve the dynamic response of the VRM while 
reducing the size of the output capacitor by means of either 
improving the controller [l]-[5] or by introducing an additional 
energy path (AEP) to compensate the charge perturbation in the 
output capacitor [6]-[26]. The output capacitor reduction leads 
to a smaller cost and longer lifetime of the system since the big 
bulk capacitors, usually implemented with OSCON capacitors, 
may not be needed to achieve the desired dynamic behavior. 
An additional advantage is that, by reducing the output capaci-
tance, dynamic voltage scaling can be performed faster and with 
smaller stress on the power stage, since the needed amount of 
charge to change the output voltage is smaller. 
The dynamic behavior of the system with a linear con-
trol (voltage mode control, VMC, peak current mode control, 
PCMC, etc.) is limited by the converter switching frequency and 
filter size. The reduction of the output capacitor can be achieved 
by increasing the switching frequency of the converter, thus 
increasing the bandwidth of the system, and/or by applying ad-
vanced nonlinear controls [l]-[5]. Applying nonlinear control, 
the system variables get saturated in order to reach the new 
steady state in a minimum time; thus, the output filter, more 
specifically the output inductor current slew-rate, determines 
the output voltage response. Therefore, by reducing the out-
put inductor value, the inductor current reaches faster the new 
steady state, so a smaller amount of charge is taken from the 
output capacitor during the transient. The drawback of this ap-
proach is that the system efficiency is penalized due to increased 
switching losses and RMS currents. In order to achieve both the 
output capacitor reduction and high system efficiency, while 
satisfying strict dynamic specifications, a multiphase converter 
system is adopted as a standard for VRM applications [27]. 
In order to ensure the current sharing among the phases, the 
multiphase converter is usually implemented with current mode 
control (CMC). 
The second possibility to reduce the output capacitor of the 
converter is to introduce an AEP to compensate the charge un-
balance of the output capacitor [6]-[26], consequently reducing 
the transient time and output voltage deviation. Doing so, dur-
ing the steady-state operation, the system has high efficiency 
because the main low-bandwidth converter is designed to oper-
ate at moderate switching frequency, to meet the static require-
ments, whereas the dynamic behavior during the transients is 
determined by the high-bandwidth auxiliary energy path. The 
auxiliary energy path can be implemented as a resistive path 
[16], [17], as a linear regulator (LR) [7]-[ll], [24], [25], or 
as a switching converter [12]-[15], [18]-[23], [28]. The first 
two implementations provide faster response, at the expense of 
increasing losses during the transient. On the other hand, the 
switching converter implementation presents lower bandwidth, 
limited by the auxiliary converter switching frequency, though 
it produces smaller losses compared to the two previous imple-
mentations. Depending on the application, the implementation, 
and the control strategy of the system, there is a variety of pro-
posed solution in the state of the art (SoA), having different 
features where one Solution offers some advantages over the 
others, but also some disadvantages. In general, an ideal AEP 
system should have the following features: 
1) The impact on the system losses should be minimal: Dur-
ing its operation, the AEP generates additional losses; 
thus, ideally, the AEP should operate for a short period 
of time, only when the transient is occurring as employed 
in [9], [11]—[26]; the other option is to have the AEP 
constantly on, as used in [7], [8], and [10], but due to 
the inductor current ripple compensation at the output, 
unnecessary losses are generated. 
2) The AEP should be activated nearly instantaneously to 
prevent bigger output voltage deviation: To achieve near 
instantaneous activation, the converter system can be in-
formed by the load prior to the load step [14]—[16] or the 
system can observe the output capacitor current, which 
is the first system-state variable that reacts on the load 
current perturbation [13], [20], [24]-[26]. In this manner, 
the AEP is turned on with near zero output voltage error, 
providing smaller output voltage deviation. 
3) The AEP should be deactivated once the new steady state 
is reached to avoid additional settling transients: Most 
of the SoA solutions estimate duration of the transient 
[17]-[20], [22], [23], which may cause additional tran-
sient if the estimation is not performed correctly (e.g., if 
the main converter inductor current has higher or lower 
value than needed, the slow regulator of the main con-
verter needs to compensate the difference after the AEP 
is deactivated). Other SoA solutions are observing state 
variables, ensuring that the system reaches the new steady 
state [9], [11]—[13], [21], [24]-[26] or they are informed 
bytheload[14]-[16]. 
4) During the transient, at least one subsystem, either the 
main converter or the AEP, should be in closed loop: 
Implementing a closed-loop system, preferably the AEP 
subsystem, due its higher bandwidth, increases the robust-
ness under system tolerances and circuit parasitic [7]-
[13], [24]-[26]. In addition, the AEP can operate with 
any type of load. The solutions that operate in open loop 
[14]-[23] usually perform minimal time charge balance 
control, thus reducing the transient length and minimizing 
the impact on the losses; however, they are very sensitive 
to tolerances and parasitics. 
5) The AEP should inject a current at the output in a con-
trolled manner, thus reducing the risk of high and poten-
tially damaging currents and increasing robustness on the 
input voltage deviation as implemented in solutions [12], 
[13], [18]-[20], [24]-[26]. This issue is mainly related 
to the systems where AEP is implemented as auxiliary 
converter. The auxiliary converter is designed for small 
power and, as such, the MOSFETs are rated for small 
power/currents. If the current is not controlled, due to 
the some unpredicted spike in input voltage caused by 
some other part of the system (e.g., different converter), 
it may lead to a current spike in auxiliary current which 
will cause the perturbation of the output voltage and even 
failure of the switching components of the auxiliary con-
verter. In the case when the current is controlled, using 
peak CMC or hysteretic window CMC, the auxiliary con-
verter has inherent feed-forwarding of the input voltage 
in current control and the current is defined and limited. 
Furthermore, if the solution employs charge balance con-
trol, the system may perform poorly if the input voltage 
has different value than the nominal, causing that AEP 
injects/extracts more/less charge than needed. 
6) Scalability of the system to multiphase converters: As 
commented previously, in VRM applications, due to the 
high load currents, the main converters are implemented 
as multiphase to redistribute losses among the modules, 
lowering temperature stress of the components. To ensure 
the current sharing, usually a CMC is employed. The SoA 
solutions that are implemented with VMC [10]—[21] are 
limited to a single-stage implementation, while solutions 
[22]-[26] can be easily extended to multiphase converter 
systems. 
The output impedance correction circuit (OICC) concept, em-
ployed in this study, has been presented in [24] and analyzed in 
detail in [25]. The proposed solution has all the features com-
mented earlier: the OICC is activated only during the transients; 
it is activated with output capacitor current and deactivated by 
observing both the output voltage error and output capacitor 
current; during the transients, both the main converter and the 
OICC operate in closed loop; the OICC operates as a controlled 
current source (CCS), having high immunity on input voltage 
perturbation and inherent overcurrent protection; the main stage 
is implemented with CMC, allowing easy extension to a multi-
phase solution [26]. 
The OICC operates during the transients as a current-
controlled source, so that the auxiliary current, injected/ 
extracted through the AEP, is controlled to have n - 1 times 
higher value than the output capacitor current with appropriate 
directions. Doing so, the OICC creates an equivalent n times 
bigger virtual capacitor at the output, thus reducing the output 
impedance. In order to measure the output capacitor current, a 
noninvasive current estimator from [28] is used. 
With respect to [25], this study provides detailed analysis of 
the multiphase solution with demonstration of the robustness 
of the system under repetitive load steps during the transient 
routine, as well as the robustness under output capacitor vari-
ation due to the tolerances and aging effect. In addition, the 
proposed solution is compared with a reference design which 
has n times bigger capacitor in terms of dynamic performance 
and the impact on the dynamic efficiency of the system has 
been measured. Furthermore, two additional advantages are ob-
tained from the reduction of the output capacitance produced 
by the OICC concept: a footprint reduction and an increase of 
the reliability of the system, since only ceramic capacitor may 
be employed instead of big bulk capacitors, which are usually 
implemented with OSCON capacitors. 
The OICC has been implemented as a synchronous buck con-
verter with PCMC, thus improving the efficiency of the system 
compared to the solutions with LR [7]-[ll], [24], [25]. The 
auxiliary current peak-to-average (Pk_Avg) offset compensa-
tion block has been employed in the OICC subsystem to ensure 
that the average auxiliary current is equal to the auxiliary current 
Fig. 1. Multiphase buck converter with the OICC—buck converter (black), 
the current measurement, driving signal generation, and the regulator (blue), 
noninvasive current estimator (purple), the OICC (green), and system control 
(red). 
reference. This way, the OICC subsystem behaves as an equiv-
alent capacitor (average current equal to zero). 
II. OICC—IDEAL OPERATION 
A multiphase buck converter with PCMC and with the OICC 
is shown in Fig. 1. As explained in [24] and [25], the system 
utilizes the OICC in a manner that the OICC injects/extracts 
a current in the output node that is n-\ times bigger than the 
output capacitor current with their corresponding directions. 
This behavior of the OICC virtually increases the output capac-
itance n times during the transients, thus reducing the output 
impedance by the same factor. The system is composed of the 
multiphase buck converter (black) with a slow regulator (blue) 
which can be dynamically modified, the OICC (green—power 
stage, purple—current measurement) behaving like a CCS and 
the system control (red). The control block allows the OICC to 
inject/extract the current only in certain states of the transient 
routine. At the same time, in order to maintain the stability of 
the system, the control modifies the main converter regulator. 
During the steady state, the OICC is inactive; all the en-
ergy is transferred through the multiphase buck converter and 
it is behaving like a voltage source, while the system control 
is sensing the output capacitor current in order to initialize the 
transient routine when a load step occurs. In this manner, by 
sensing the output capacitor current, the system reacts nearly 
instantaneously to any load perturbation, since the output ca-
pacitor current is the fastest variable in the system that detects 
this perturbation. In Fig. 2, the ideal transition routine behavior 
is presented. The waveforms of the system variables with OICC 
are presented as a red line and without the OICC are presented 
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Fig. 2. Ideal system waveforms—basic operation: load step transitions with 
(red) and without (blue) the OICC. 
|ic(t)|>/c 
f IDLE J f ACTIVE J 
VEXROR(X)~f>Mc(f) 
Fig. 3. State machine of the control system. 
as a blue line. In the steady-state operation, the OICC is turned 
off and the small load variations are regulated by the low band-
width regulator. When the load step occurs with an amplitude 
bigger than the critical, defined as the biggest amplitude which 
the main converter can handle without the OICC, the OICC is 
activated and the output impedance correction starts. The system 
controller, implemented as a state machine in Fig. 3, is triggered 
by the output capacitor current in the time instant t0 and the sys-
tem goes to the Active state. In this state, the OICC is providing 
n - 1 times more current than the output capacitor, thus reducing 
the amount of the charge extracted/injected from/to the output 
capacitor. As a result, the voltage perturbation is smaller. 
In the case that the critical amplitude is smaller than the 
output capacitor steady-state peak-to-peak ripple, the detection 
of the transient can be performed using the derivative of the 
capacitor current as presented in [29]. In the initial approach, 
in order to start the transient routine, the measured capacitor 
current is compared with the two references which are equal 
to the critical amplitude of the load step. When it is detected 
that the capacitor current is bigger than the positive reference 
or smaller than the negative reference, the load step is detected 
and the transient routine is launched. However, in the case when 
the critical amplitude is smaller than the output capacitor current 
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Fig. 4. Ideal system waveforms—EoT detection. 
peak-to-peak ripple, the system controller would detect the tran-
sient each switching cycle, provoking undesired behavior of 
the system. In order to avoid this situation, the derivative of 
the capacitor current can be used to detect the load steps with 
smaller amplitude, as presented in [29]. In this case, the thresh-
olds for triggering the transient routine should be designed to 
be bigger/smaller than the values obtained for positive/negative 
derivative of the steady-state capacitor current. 
In order to finish the Active state, the system controller senses 
the output voltage error signal and the low frequency component 
of the capacitor current. Since the dynamic response is deter-
mined by the main converter bandwidth frequency, BWmain, 
these signals are filtered using the first order low-pass filter 
(LPF) with the pole at the main converter bandwidth frequency; 
thus, the analysis presented below is applicable up to the band-
width frequency. The filter is used to remove the ripple from 
the state variables and to be able to observe just their averaged 
values. Observing these two signals, the system controller has 
information about the first derivative of the averaged values 
of the state variables of the system (the inductor currents in, 
ihi, • • •, ÍLN and the output voltage «OUT) and it can detect the 
end-of-transient (EoT) when the system enters in a new steady 
state. In order to illustrate the mechanism of the EoT detection, 
the waveforms of the state variables and its filtered derivatives 
are presented in Fig. 4 for a general multiphase system. By 
definition, neglecting the switching ripple, the steady state is 
defined by 
dt WOUT 
0 A 
dt iLi 
0, i G [1, N] (1) 
The first condition can be detected by sensing the filtered 
capacitor current ÍC(LF) (red in Fig. 4), since it is, by definition, 
the first derivative of the output voltage (the capacitive effect 
is dominant at the considered frequencies). As it can be seen 
in Fig. 4, the filtered capacitor current »C(LF) has a delayed 
response with respect to the actual capacitor current ic (black 
in Fig. 4) due to the filtering action. The actual capacitor current 
ic crosses zero and it enters in a regeneration phase of the output 
voltage at time instant t\, while the filtered value »C(LF) crosses 
zero at time instant ti. Although the delay exists in the initial 
part of the transient, when the system reaches new steady state 
in t5, both the actual capacitor current ic and its filtered value 
¿C(LF) have the same response; thus, zero value can be detected 
correctly. Furthermore, in Fig. 4, it can be seen that both the 
filtered value of the capacitor current »C(LF) and the derivative 
of the filtered value of the output voltage £fo0uT(LF)/ai has the 
same behavior. 
The second condition is indirectly monitored through the 
output voltage error «Error, assuming that inductor currents are 
following the inductor current reference i*el and that the currents 
are equal, as shown in Fig. 4. The condition can be modified as 
dt "l-Li = 
1 d
 •* _ n ÑJtheí~ü- (2) 
Since the inductor current reference i*ei is determined by the 
slow regulator transfer function and the output voltage error 
«Error, it can be seen that, when the output voltage error is equal 
to zero apart from t5, the inductor current reference i*ei (pink in 
Fig. 4) stops changing its value or, in other words, the derivative 
of the inductor current reference is equal to zero. Once again, the 
derivative of the filtered inductor current reference di*ei,LFJdt 
has a delay with respect to the actual reference response due 
to the filtering action: when the inductor current reference i*ei 
reaches its maximum value in i3 and starts to decrease (negative 
derivative), the derivative of the filtered inductor current refer-
ence di* 
;f(LF) /dt still has a positive value and it reaches zero 
in i4. Finally, when both the output voltage error «Error and the 
filtered capacitor current ¿c(LF) are equal or close to zero in i5, 
the system is in a new steady state. 
This approach is implemented in the OICC system control, 
so that the detection of the steady-state condition event in t\ 
(see Fig. 2) triggers the system controller, which returns the 
system back to the Idle state, and deactivates the OICC. If a low 
frequency low amplitude load current perturbation is present in 
the system during the transient, as it is usually the case, the 
detection of the EoT is still performed correctly due to the im-
plementation of the EoT detection system: the low frequency 
component causes the regulator to modify the inductor current 
reference i*el to compensate the disturbance, but, since the am-
plitude and the frequency of the perturbation are low and due to 
the low impedance and tight regulation at these frequencies, the 
output voltage error and the output capacitor current have near 
zero value, which will trigger the EoT detection. In this way, 
by observing these two variables, the detection is performed 
correctly which would not be the case if the inductor current 
reference derivative di*ei,LFJdt is used. Furthermore, the main 
system should be designed to compensate low frequency pertur-
bations independently, without the help of the OICC; therefore, 
when the EoT is detected and the system returns to Idle state, 
the output voltage error and the output capacitor current have 
near zero value; thus, a new transient routine is not initiated. 
Pk_Avg 
Fig. 5. Implementation of the OICC—synchronous buck converter with 
PCMC, auxiliary reference generator, and current ripple compensation (green), 
noninvasive current estimator (purple), and the main power stage (black). 
During the Idle state, the output capacitance is the actual 
physical capacitance, C 0 U T , but during the Active state, the 
equivalent capacitance in the ideal case is «-COUT- This af-
fects the PCMC multiphase buck converter averaged model 
and, therefore, the stability requirements related to the regu-
lator modification addressed in [25] need to be satisfied. 
III. SYNCHRONOUS PCMC BUCK OICC IMPLEMENTATION 
The OICC implementation is presented in Fig. 5. The OICC 
subsystem is composed of noninvasive current estimator (pur-
ple) designed by applying the impedance matching procedure 
presented in [28], the auxiliary current reference generator, the 
Pk_Avg offset compensation block, and a high-switching fre-
quency synchronous buck converter with PCMC that operates 
as a CCS, shown in Fig. 1. The capacitor current estimator can 
be adjusted with the amplifier ¡3 and in the following analysis it 
is assumed that the total gain of the estimator is 1 V/A. When 
the OICC is active, the CCS is injecting an auxiliary current, 
¿AUX , at the output node composed of the mean value given 
by the auxiliary current reference generator «/aux_ref and the 
ripple component generated by the auxiliary buck converter. 
Since the buck converter is PCMC controlled, assuming unity 
gain of the inductor current sensor, £;/aux, an offset between 
the peak current reference «/ref_pk and the mean value of the 
auxiliary current «AUX exists due to: 1) the current ripple; 2) the 
compensation ramp; and 3) the turn on/off delays of the PCMC 
modulator. Therefore, the Pk_Avg offset compensation block 
is employed to compensate the difference by adding WCOMP to 
the auxiliary current reference voltage «/aux_ref, thus ensuring 
that the mean value of the auxiliary current «AUX equals to the 
auxiliary current reference voltage «/aux_ref • 
A. Pk_Av Compensation Block 
Fig. 6 shows PCMC waveforms where it can be seen that, due 
to the type of the modulation, the mean value of the auxiliary 
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Fig. 6. PCMC waveforms with delays. 
current «AUX is not equal to the peak current reference vIiei_Pk. 
Depending on the slope of the compensation ramp mc, turn-on 
and turn-off delay (td_Hi-\ and td_Hii) as well as on the com-
parator delay ¿¿.COMP , the difference between the peak current 
reference «/ref_pk and the mean value of the auxiliary current 
¿AUX , which needs to be compensated by the Pk_Avg compen-
sation block WCOMP, can be derived and it is defined by (3). 
" C O M P W/ref_Pk 
mc « O U T 
ciA U X : 
fc/aux«OUT kl&uxVQTJT 
2 ¿ / s w 2 L / s W «IN 
+ mC (í(í_HIT — ¿(Í-HI4 — ¿ d - C O M p ) 
td-COMp) 
/ S W «IN 
fclaux («IN — « O U T ) (td-HI 
L (3) 
Linearizing (3) in the operating point defined by Vm and 
VOUT, a linear dependence of the compensating voltage «COMP 
on input variables «¡N and «OUT is obtained and given by 
« C O M P = V c O M P + & l ( « O U T - ^ O U T ) + & 2 («IN - VW) (4 ) 
where VCOMP is the dc value of «COMP, obtained by calculating 
(3) in the operating point («IN = Vw and «OUT = VOUT), and 
k\ and k<2 are the slopes of the plane defined by (4) and given by 
• ¿T aux ^/ i iuxV^OUT . mC 
k\ = 1 
2¿/sw Lfsw VIN /sw VIN 
&r a ux (td_HIl +td_COMp) 
L 
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(5) 
0.5 
o 
-0.5 
• ^ ^ 
JF~ 
•jr 
\ \ 
y 
7 ' ! 
: 
—
 VcOMP 
" " " VcOMPLin 
¡ i 
0.2 0.4 0.6 
VOUT / VlN 
0.8 
Fig. 7. Normalized compensation voltage: dependence on the normalized 
output voltage (green), linearization at the operating point (red-dotted), and part 
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Additionally, an assumption that the input voltage vm is con-
stant leads to further simplification of (4) which leads to 
" C O M P V( COMP h (v OUT V O U T , (6) 
The limitation of the bandwidth of «OUT needs to be included 
in order to minimize the influence of the switching ripple of 
both the main system and the OICC. The Pk_Avg compensation 
block, defined by (6), has been implemented as a linear amplifier 
with LPF. The LPF bandwidth is the same as the closed-loop 
bandwidth of the main converter system, BWmain, in order to 
follow the dynamic of the output voltage. Implementing lower 
LPF bandwidth than BWmííín, the Pk_Avg block attenuates 
better the ripple components, but it increases the delay caused 
by the filtering and the Pk_Avg block does not modifies WCOMP 
correctly at initial part of the transient, causing that the auxiliary 
current does not have desired value. If LPF bandwidth is higher 
than BWmain, the Pk_Avg block follows better the changes in 
the output voltage, but the ripple components are attenuated 
with smaller amplitude; thus, the compensation signal WCOMP 
might introduce them in the PCMC modulator block, affecting 
the stability. 
Normalized compensation voltage «COMP is shown in Fig. 7. 
For the presented case, the delays are selected to be realistic for 
high-frequency application with discrete implementation (tHI^ 
is 8%Tsw > iff 11 is 10%Tsw> ¡mdtcoMP ^ 
7%TSW). It can be 
seen from Fig. 7 that a relatively good overlapping of the sim-
plification (red) defined by (6) and the real dependence (green) 
defined by (3) can be obtained. 
B. Stability Considerations 
In order to ensure the small signal stability of the OICC 
subsystem, the high-frequency component of the auxiliary cur-
rent, which exists in the capacitor current measurement (vic), 
needs to be filtered by the auxiliary current reference generator. 
The auxiliary current reference generator transfer function is 
given by 
F{s) W/au :(S) 
Vic(s) 
1 
2?r / o i c c c 
(7) 
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Fig. 8. Averaged models of the system during: (a) Idle state and (b) Active 
state. 
where n is the output capacitor multiplication factor and /oiccc 
is the OICC corner frequency, which is a frequency up to which 
the OICC has constant gain n - 1. By implementing (7), the 
OICC system corrects the output impedance up to /oicc_c, 
which needs to be at least 2.5 times higher than the closed-loop 
bandwidth of the main converter system, BWmain, in order to 
minimize the influence of the pole in (7) on the main converter 
open-loop gain. In that case, the OICC is behaving as n - 1 times 
bigger capacitor in the low frequency part of the spectrum; thus, 
the linearized model of the whole system can be simplified, as 
it is presented in Fig. 8. 
Assuming that CCS is ideal, the impedance seen at the output 
node when the OICC is active is 
Z. EQ Cout z Cout 
/ < / o i 
l + ^OO z, 
EQ 
Cout z Cout (8) 
where Zcout is the impedance of the output capacitor and the 
open-loop impedance of the system during the Idle state. 
Since the main converter output voltage loop has to be stable 
in both Ideal and Active states, according to [25], the regulator 
needs to be modified in order to maintain the same closed-loop 
gain characteristics by applying 
R'(s) = nR(s) (9) 
where R(s) and R'(s) are the regulator transfer functions for the 
system operating in Idle una Active states, respectively. 
The closed-loop impedance of the system during the Idle state 
is given by 
Z c o u t 
ZOUT(S) = l + L(s) (10) 
„ 0 
M 
•o 
& 1 
~ ^ - 6 0 
-80 
1 
BWmalll 
>k. 
r 
< 
1 n ^^w^ 
foiCC c ! BWoicc i 
^ ^ /rf/estate 
Active state 
^v y^ 
10 100 
/ /BW m a i l l 
1000 
Fig. 9. Output impedance of the system in Idle (blue) and Active (red) states. 
TABLE I 
CONVERTER SPECIFICATION 
L O W . C O T J T 
prototype 
High_CouT prototype 
Main Conv. (two-phase PCMC) 
VlN 
VoiIT 
fgw per Phase 
B W „ i n 
L per Phase 
C O O T 
MOSFETs 
Driver 
Auxiliary Conv. 
f s w - o i c c 
L o i c c 
n 
foiCCc 
B W o i c c 
MOSFETs 
Driver 
5V 
1.5V 
150 kHz 
20 kHz 
2/iH 
Ceramic: 3 x 47 ^ F 
(ESL = ~4 nH, 
ESR = ~7 mil); 
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where L(s) is the open-loop gain in Idle state. The output 
impedance with OICC is 
? EQ 
^ O U T ( S ) — z C7out 
/ < / o i c c c 
l + L'(s) ^ O U T ( S ) — z 
OUT (s) 
(11) 
The output impedance of the system in both Idle and Active 
state is plotted in Fig. 9. The reduction of the output impedance 
of the system in Active state by a factor n is achieved up to the 
OICC corner frequency /oiccc-
IV. SIMULATIONS AND EXPERIMENTAL VALIDATION 
In order to demonstrate and compare the simulated with 
the real dynamic behavior, two prototypes, LOW_C0UT and 
High_C0uT, have been designed and built for the specifica-
tions presented in Table I. The first prototype, LOW_C0UT, has 
the output capacitor of 140 /xF and it utilizes the OICC in order 
to improve the dynamic behavior. The OICC has been imple-
mented as a synchronous buck converter with PCMC which 
has multiplication factor of 15 and the OICC corner frequency 
/oicc_c at 50 kHz and the bandwidth BWoicc of 700 kHz. 
On the other hand, High_C0uT prototype has been designed 
to have the same power stage as LOW_C0UT prototype with 
the difference that, instead of using the OICC, it has 15 times 
bigger output capacitor (2.1 mF), which is implemented with 
two OSCON capacitor of 570 /xF, eight ceramic capacitors of 
100 fjF and two ceramic capacitors of 47 /xF. The estimated 
area for the output capacitor for High_C0uT prototype, obtained 
by summing footprints areas of the capacitors, is 200.6 mm2, 
while in the case of LOW_C0UT prototype, the estimated area 
is 92.8 mm2, considering the footprints of output capacitors 
and the auxiliary OICC power stage (inductor, MOSFETs, and 
driver). As it is presented, the used area for the output capac-
itor and the OICC in a discrete implementation is only 46% 
of the area used for High_C0uT prototype. Higher area reduc-
tion would be expected by integrating the OICC subsystem. In 
addition, the reliability of the system has been improved since 
LOW_COUT prototype is using only ceramic capacitors, which 
have significantly bigger lifetime and reliability compared to 
the OSCON capacitors employed in High_C0uT prototype. 
In following sections, the experimental results of both pro-
totypes are presented. All the experiments are performed using 
on-board resistive dummy load, which produces load steps of 
±8.2 A (SR+ = 11 A//xs and SR- = -270 A/>s). In Section 
IV-A, the basic operation is presented comparing LOW_C0UT 
prototype with and without the OICC and the High_C0uT pro-
totype. In Section IV-B, an experiment with repetitive load steps 
is performed demonstrating the robustness of the system. Sec-
tion IV-C presents the results for a variation of the output ca-
pacitor, causing mismatching of the output capacitor current 
estimator, which was identified as the most critical part of the 
system in [25]. In Section IV-D, a comparison of the static and 
dynamic efficiency is presented. Finally, in Section IV-E, the 
design guidelines are provided. 
A. Basic Operation 
In this section, the basic operation of the system is vali-
dated both in simulation and experimentally. The system sim-
ulations under the resistive load step of ±8.2 A (slew rate: 
SR+ = 11 A//xs and SR- = -270 A/>s) are performed for 
LOW_COUT prototype system both with and without the OICC 
and on the High_C0uT prototype system. The simulations have 
been done including all the parasitics of both components and 
the board. The corresponding waveforms for the load stepup 
are presented in Figs. 10, 11, and 12, respectively. It can be 
seen that LOW_C0UT prototype with the OICC (see Fig. 10) has 
similar behavior as High_C0uT prototype (see Fig. 12), hav-
ing the undershoot of ~30 mV and the transient of ~200 /xs, 
with the difference that the high frequency ripple at the output 
voltage exists due to the switching of the auxiliary buck and 
big parasitic inductance (equivalent series inductance ESL) of 
the output capacitor, as demonstrated experimentally in Fig. 13. 
The biggest part of the ESL is originated from the vias that con-
nect the negative terminal of the output capacitor to the ground 
»AUX(A) 
lOOjis 200|is 300|is 400jis 
Fig. 10. Simulation results—load step-up in the L O W _ C O U T prototype with 
the OICC: C 0 U T 1 4 0 / u F . 
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1.30 
1.10 
, 37 5mV VQUTOO 
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Fig. 11. Simulation results—load step-up in the Low_COUT prototype with-
out the OICC : CQUTUO fiF. 
1.50 
1 48 
35 mV 
: V ' ' : : : 
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Fig. 12. Simulation results—load step-up in the High_CouT prototype: 
C 0 U T 2 . 1 mF. 
Fig. 13. Experimental results—the LOW_COUT prototype steady-state 
switching ripple with and without the OICC: the first phase current in 
(yellow 2 A/div), the second phase current i 12 (green 2 A/div), sum of the 
first and second phase current ¿Leq (red 2 A/div), the output voltage with OICC 
active v OUT -Active (blue 20 mV/div), the output voltage with OICC inactive 
»OÜT Jdle (white 20 mV/div), the auxiliary current ¿AUX (pink 2 A/div) and 
time 1 /us/div. 
plane. It can be seen in Fig. 13 that the high-frequency peak-to-
peak output voltage ripple when the OICC is active is 29 mV 
(«ouT_Active, blue) and it occurs at the time instances where 
the auxiliary current changes its slopes. Furthermore, the output 
voltage during the Idle state, «ouTjdie (white), is presented 
together with both phase currents in (yellow), ILI (green) and 
the sum phase currents «Le, (red). Since the phase interleaving is 
used, the sum of the phase currents has a 300 kHz ripple which 
can be seen in the output voltage in the both states, «ouT_Active 
and «ouTJdie- Since the ripple frequency is inside the OICC 
bandwidth (700 kHz), the auxiliary current «AUX (pink) is try-
ing to compensate it, as it can be seen in Fig. 13. Measured 
total equivalent inductance is 1.2 nH, while the vias total induc-
tance is 680 pH (56% of total equivalent inductance). The ESL 
and consequently the output voltage ripple can be reduced by 
employing better PCB technology. 
As it can be seen in Fig. 10, theLow_C0uT prototype with the 
OICC does not enter in an additional settling transient which ex-
isted in [25], due to the end of transient detection improvement 
and implementation of Pk_Avg compensation block. Further-
more, the LOW_COUT prototype with the OICC has 12 times 
smaller deviation compared to the case when the OICC is inac-
tive (375 mV), which is presented in Fig. 11. 
In order to verify the assumptions made in the simulations, 
the same experiment has been performed for both prototypes 
under the same conditions and the waveforms are presented in 
Figs. 14 and 15, for LOW_COUT prototype with the OICC and 
in Fig. 16 without the OICC, while the results for High_CouT 
prototype are presented in Fig. 17. It can be observed that the 
results are in good agreement with the simulations for both 
prototypes (see Figs. 10-12). It is very important to highlight 
that the current sharing between the two phases of the main 
converter is perfectly balanced during both the steady state and 
the transients. 
Furthermore, Figs. 14 and 15 show how auxiliary current is 
injected at the output node only during the transient and how 
Fig. 14. Experimental results—load step-up in the LOW_COUT prototype 
with active OICC: the load current ¿OUT (green 5 A/div), the auxiliary current 
¡AÜX (pink 5 A/div), the output voltage «OUT (blue 50 mV/div), estimated 
capacitor current v¡c (yellow 1 V/div) and time 40 /us/div. 
Fig. 15. Experimental results—load step-up in the LOW_COUT prototype 
with active OICC: the load current ¡OUT (green 5 A/div), the auxiliary current 
¿AUX (pink 5 A/div), the first phase current in (yellow 5 A/div), the second 
phase current ir, 2 (blue 5 A/div), sum of the first and second phase current ¿Leq 
(red 5 A/div) and time 40 /us/div. 
Fig. 17. Experimental results—load step-up in the High_CouT prototype:the 
load current ¡OUT (green 5 A/div), the output voltage «OUT (blue 50 mV/div), 
the first phase current in (yellow 5 A/div), the second phase current i 12 (pink 
5 A/div), sum of the first and second phase current ¿Leq (red 5 A/div) and time 
40 /us/div. 
TABLE II 
OUTPUT VOLTAGE DEVIATION 
Load 
step-up 
Load 
step-down 
Repetitive 
load-steps 
simulation 
experiment 
simulation 
experiment 
simulation 
experiment 
L O W . C O U T 
prototype 
(inactive OICC) 
-375 mV 
-380 mV 
500 mV 
520 mV 
585 mVp _P 
600 mVp _P 
L O W . C O U T 
prototype (active 
OICC) 
-30 mV 
-30 mV 
45 mV 
45 mV 
70 mVp _P 
70 mVp _P 
H i g h . C o u T 
prototype 
-35 mV 
-35 mV 
40 mV 
45 mV 
45 mVp _P 
50 mVp _P 
the high frequency ripple is degrading the output voltage, which 
can be improved, as said previously, by utilizing better PCB-
layout technology to reduce the parasitic inductance of the vias. 
Fig. 15presents all the currents in LOW_C0UT prototype system. 
It can be seen how the auxiliary current (pink) is compensating 
the difference between the load current (green) and the sum of 
the phase currents (phase currents: yellow and blue; sum: red). 
Fig. 16 presents the results of LOW_C0UT prototype without 
the OICC where it can be seen that the output voltage devi-
ation is 380 mV, compared to the 30 mV when the OICC is 
active, as presented in Fig. 14. Fig. 17 shows all the system vari-
ables of High_C0uT prototype. Comparing the waveforms of 
LOW_COUT prototype with corresponding ones of High_C0uT 
prototype, it can be seen that both the output voltage «OUT 
(see blue in Fig. 14 and blue in Fig. 17) and the sum of the 
phase currents i\Jeq (see red in Fig. 15 and red in Fig. 17) have 
the same dynamic behavior in both systems. The summary of 
the results for all three cases are presented in Table II where it 
can be seen that the experimental results are in a good agreement 
with the simulations for both load step-up and load step-down. 
Fig. 16. Experimental results—load step-up in the LOW_COUT prototype 
with inactive OICC: the load current ¿OUT (green 5 A/div), the first phase 
current in (yellow 5 A/div), the second phase current i 12 (pink 5 A/div), 
the output voltage »OUT (blue 200 mV/div), sum of the first and second phase 
current ¿Leq (red 5 A/div) and time 40 /us/div. 
B. System Robustness on Repetitive Load Steps 
As commented earlier, for most of the SoA solutions, the 
behavior of the system under repetitive load steps is unknown. 
Even more, for systems which are employing charge balance 
Fig. 18. Experimental results—repetitive load steps—LOW_COUT prototype 
with active OICC: the load current ¡OUT (green 5 A/div), the auxiliary current 
*AUX (pink 5 A/div), the output voltage »oüT (blue 50 mV/div) and time 
40 /us/div. 
technique, repetitive load-steps may create big settling transient 
at the end of the transient routine due to the fact that the sys-
tem is in open loop and it is unaware of additional load steps. 
Since the OICC concept is always operating in closed loop, the 
system is inherently robust on repetitive load steps as demon-
strated in simulation in [25]. In this section, that statement is 
demonstrated experimentally. The waveforms of theLow_CouT 
prototype state variables are presented in Fig. 18. After the ini-
tial load step, the system has changed its state to Active state 
and the OICC improves the response. After 50 /xs, while the 
system is still in the transient routine, the repetitive load current 
starts to switch with 30 /xs ON/OFF period, as it can be seen in 
the load current (green, Fig. 18). Since the OICC is already ac-
tive, it compensates the perturbation immediately (see auxiliary 
current in Fig. 18, pink) while the main converter is reacting as 
well. As a result, 70 mV peak-to-peak output voltage deviation 
occurs, which is in a good agreement with the simulation, as 
shown in Table II. On the other hand, when the OICC is inac-
tive, for the same load current pattern, measured peak-to-peak 
deviation is 600 mV, very close to the simulated value (585 mV). 
Additionally, comparing the response of Fig. 18 with Fig. 14, it 
can be seen that total transient routine is prolonged in the case 
of the repetitive load steps, lasting in total 320 /xs, compared to 
200 /xs of a single load step transient routine. 
Furthermore, Fig. 19 shows state variables of theHigh_CouT 
prototype under the same pulsating load current pattern. It can be 
seen how the sum of inductor currents compensates the pulsat-
ing perturbation, achieving a total output voltage peak-to-peak 
deviation of 50 mV (45 mV in simulation). The result is com-
parable to the one obtained in LOW_C0UT prototype with the 
OICC. 
C Effect on the Robustness of the Output Capacitor Current 
Estimator Mismatch and the Output Capacitor Variation 
The output capacitor current estimator is identified as the most 
critical and sensitive subsystem of the proposed concept. Due to 
the variation of the parasitics, the current estimator behavior can 
be drastically affected, leading to a deteriorated estimation of the 
Fig. 19. Experimental results—repetitive load steps—High_CouT proto-
type: the load current ¡OUT (green 5 A/div), the output voltage «OUT (blue 
50 mV/div), the first phase current ii \ (yellow 5 A/div), the second phase cur-
rent ii2 (pink 5 A/div), sum of the first and second phase current ¿Leq (red 
5 A/div) and time 20 /us/div. 
capacitor current. Although the estimator exhibits high sensitiv-
ity, the overall system is stable under variations of the current 
estimator input impedance, as demonstrated in [25]. In this sec-
tion, the robustness of the system under the mismatching of the 
current estimator due to the output capacitors parameters varia-
tion is analyzed and experimentally validated. In the following 
analysis, the output capacitor value variation is represented as 
a scaled value with a parameter a, assuming that the equivalent 
series resistance ESR has an opposite trend of variation with 
respect to the capacitance and that the ESL is constant, since its 
value is determined by vias parasitic inductance, which connect 
the negative terminal of the capacitor to the ground plane. The 
capacitor impedance is defined by 
i PS*?? 
Zcout(s)= — + + sESL 
saOouT OL 
1 + SCQUTESR + s2ESLaCoyT 
— ,-, • (.J--¿J 
saC-ouT 
On the other hand, the output capacitor current estimator is 
designed for the nominal case, in that manner that the estimator 
input impedance is ks times bigger than the nominal output 
capacitor impedance 
Zs{s)= -^— + ksESR+sksESL 
SC-OUT 
. 1 + SCOUTESR+S2ESLC0UT 
= ks -^ . (13) 
S^OUT 
The capacitor current measurement transfer function, based 
on the model presented in Fig. 5, can be defined as 
r (a\ - Vlc - RK Zcout 
Cr/c(S) — - — — P-tlFB—7? 
¡3RFB 1 + SCOUTESR + s2aESLC0uT 
ksa I + SC0IJTESR + S2ESLCOUT ' 
(14) 
The voltage amplifier ¡3 is used to define a unity gain of the 
current estimator in the nominal case; thus, its gain is k^lR^B, 
which modifies (14) to 
Gic(s) 
1 1 + SCQVTESR + s2o.ESLCl OUT (15) 
^OUT a 1 + sC0VTESR + s
2ESLCc 
When the system is in Active State, the output capacitor 
impedance is modified with OICC subsystem open-loop gain 
Lo ice» which is equal to F(s) in the initial case, and defining 
the equivalent output capacitor impedance with (8). If the current 
estimator mismatch is taken into account, the OICC subsystem 
open-loop gain Lo icc is modified and defined by 
Loicc(s) = GIc(s)F(s)GIliux(s), G / a u x ( s ) 
«AUX (16) 
^/aux_ref 
where c?iaux is the auxiliary current reference to auxiliary cur-
rent transfer function and F(s) is defined by (7). 
Finally, the impedance of the equivalent output capacitor is 
yEQ 
« t W = 
Zcou 
1 + ¿OICC 
1 + SCQUTESR- s2a.ESLC, OUT 
asCouT (1 + GIc(s)F(s)GUux(s)) 
7EQ 
« t ( - ) 
1 
1 " , / < / < OICCc-
(17) 
(19) 
S C O U T ( n -
If the capacitor multiplier n is significantly bigger than (a - 1 ) , 
which is usually the case, (19) can be further simplified to 
1 
« t ( - ) = 
vnoE LC 
snC( OUT 
Cf<ib iccc) A (n > a - 1 ) . 
(20) 
Equation (20) shows that in the low frequency range the 
mismatching effect is annulated due to the OICC subsystem 
loop-gain transfer function L 0 i c c and that the equivalent out-
put capacitor impedance remains the same, as shown in Fig. 20 
(nominal case: red, dotted; Case A (a = 0.7): blue, solid; and 
Case B (a = 1.3): black, solid). From the analysis earlier, it 
can be concluded that, since the equivalent capacitor impedance 
is the same as in the nominal case, the main system converter 
has the same loop-gain characteristics during Active state and 
that the closed-loop impedance of the system remains as in (11). 
Finally, this yields to the conclusion that the low-frequency re-
sponse of the system (averaged signals) on the load perturbation 
will be the same in terms of the transient length and the deviation 
of the output voltage. 
On the other hand, the OICC subsystem loop-gain is affected 
by variations of the output capacitance. In the analysis presented 
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Fig. 20. Magnitude and phase transfer functions of the impedance at the 
output node in nominal case: Idle (red, solid) and Active (red, dotted) state; in 
Case A: Idle (blue, dotted) and Active (blue, solid) state; and in Case B: Idle 
(black, dotted) and Active (black, solid) state. 
earlier, the CCS is assumed ideal in all the frequency range. Due 
to the PCMC buck converter implementation, the CCS has a lim-
ited bandwidth defined by its switching frequency / o i c c - s w -
Since i o i c c - s w is a higher frequency than /oicc_c, the per-
formed analysis is valid. In order to ensure the stability of the 
OICC subsystem loop-gain, / o i c c - s w should be at least five 
times higher than the OICC subsystem bandwidth BW0ic c • On 
the other hand, the switching frequency should be as low as pos-
sible, to reduce the switching losses of the auxiliary converter; 
thus, mentioned criteria ( / o i c c - s w = 5 B W o i c c ) are a good 
tradeoff between stability and efficiency. According to [30], 
the PCMC buck converter current reference to inductor current 
small signal transfer function has a double conjugate pole at half 
of the converter switching frequency; thus, the OICC auxiliary 
current reference to auxiliary current transfer function GIAUX 
can be modeled as 
G/auxi5) — 
1 
Q^oicc-sw 
•'oicc-sw 
(21) 
where Q is a quality factor of the double-pole and it depends on 
the auxiliary inductor current slopes and the compensating ramp. 
Again, according to [30], a good tradeoff between linearity of 
the amplitude characteristics and the deviation of the phase 
characteristics of GIAUX can be achieved if Q is designed to have 
unity value. Implementing (21) into (16) and assuming that the 
output capacitor resonance is at much higher frequencies than 
the OICC subsystem bandwidth BWoicc , the OICC subsystem 
ZEci^) = - 1 + SCQUTESR + s
2
aESLCt OUT 
asCouT (l + G / a u x ( s ) 2 ^ ( l + SCOUTESR + s2aESLC0vT)/'(l + P O I C C _ (1 + S C O U T ESR+s2 ESLCOUT 
(18) 
Fig. 21. OICC open-loop amplitude and phase transfer functions in nominal 
case (red), Case A (blue) and Case B (black). 
loop-gain transfer function can be defined as 
n — 1 
L. OICC ( « ) = • 
1 
poicc_ 
1 Q^oicc-sw " O I C C - S W 
(22) 
From (22), it can be concluded that the mismatching of the 
current estimator affects the dc gain, while the singularities 
remain on the same frequencies. Modification of the dc gain 
further modifies the bandwidth of the OICC which is defined as 
BW OICC 
( n - 1 ) Í > O I C C _ (23) 
Finally, the modification of the BWoicc affects the stability 
of the loop, since the phase margin (PM) is defined by the double 
pole at half of the OICC switching frequency. In Fig. 21, loop-
gain characteristics, including the resonances mismatch of the 
current estimator, are presented for all three cases (nominal: 
red, Case A (a = 0.7): blue and Case B (a = 1.3): red). It 
can be seen that, in the nominal case, the PM is 70° providing 
maximally flat amplitude characteristic of the auxiliary current, 
since it is defined as 
¿AUx(s) = 
L. OICC (s) ,-EQ 
Í + L OICC (s) ?ut00-
(24) 
When the output capacitor capacitance is reduced (Case A), 
the gain and, respectively, the bandwidth are increased 
1.42 times. As a result, PM is reduced to 55°; thus, it is ex-
pected that auxiliary current has increased oscillatory behavior. 
On the other hand, when the output capacitor capacitance is 
increased (Case B), the gain and the bandwidth are decreased 
0.76 times. The PM is increased to 80°, so the auxiliary current 
will have more dumped response. 
Both Cases A and B are experimentally validated and the 
waveforms of the auxiliary current (pink), the output voltage 
(blue), and the output capacitor current measurement (yellow) 
are presented in Figs. 22 and 23, respectively. As expected, the 
output voltage low-frequency deviation in both cases is nearly 
the same with respect to the nominal case, presented in Fig. 14. 
Comparing the responses of the auxiliary current, in Case A see-
Fig. 22. Experimental results. The output capacitor variation: C Q U T = 
0.7 COUT—the load step-up—LOW_COUT prototype: the load current ¡OUT 
(green 5 A/div), the auxiliary current ¡AX (pink 5 A/div), the output voltage 
«OUT (blue 50 mV/div), estimated capacitor current vjc (yellow 2 V/div) and 
time 20 /us/div. 
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Fig. 23. Experimental results. The output capacitor variation: C7¿gT = 
1.3 COUT—the load step-up—LOW_COUT prototype: the load current ¡OUT 
(green 5 A/div), the auxiliary current ¡AX (pink 5 A/div), the output voltage 
«OUT (blue 50 mV/div), estimated capacitor current v¡c (yellow 1 V/div) and 
time 20 /us/div. 
nario (see Fig. 22), the waveform has more oscillatory response 
with respect to the nominal case (see Fig. 14, pink) due to the in-
creased bandwidth and decreased PM, while in Case B scenario 
(see Fig. 23), the waveform has more dumped response. 
As presented, the overall system remains stable under varia-
tion of the output capacitor capacitance by ±30%. Although the 
capacitor current estimator measurement is affected, the output 
voltage has nearly the same response as in the nominal case, 
while the auxiliary current response is affected. With this in 
mind, a variation of the output capacitor, due both to the toler-
ances and aging effects, needs to be taken into account in order 
to ensure the stability of the OICC subsystem and consequently 
the overall system. 
D. Static and Dynamic System Efficiency Comparison 
As demonstrated so far, the OICC concept improves dynamic 
response of the initial system achieving a dynamic behavior 
(a) 
85 
80 
¿ 75 
70 
65 
(b) 
5 
4 
» 3 
o j 
O N 
2 
1 
— 1 1 1 1 1 1 
! ! 
1 1 1 
l i 1 
1 1 1 
' Vour = 1.5V 
1 1 1 i—r- i — i i — i 
f\ 
u 
n 
u 
l 
i i 
l L. 
1 — I — I — 1 
p 
-LCOUT: OICC 
HCOUT- n X COUT 
1 1 1 
—ft-
n 
u 
i i ; 
-LCOUT: OICC 
HCoUT" n x C O U T 
-
(a) 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
IOUT(A) 
Fig. 24. Static characteristics comparison—LOW_COUT prototype (blue; cir-
cles) and High_CouT prototype (red; squares): (a) efficiency comparison and 
(b) power losses comparison. 
equivalent to system with 15 times bigger output capacitor, 
while using smaller footprint area. The biggest drawback of all 
concepts based on an AEP is an increase of the system power 
losses during the transient, since the auxiliary energy path has 
worse efficiency than the main converter. In this section, the 
impact on the power losses of the OICC concept is presented. 
Since LOW_COUT and High_CouT prototypes have the same 
main converter and the same dynamic behavior, it can be as-
sumed that, during the transients, both main converters are gen-
erating similar losses, while the added losses to the LOW_C0UT 
prototype are originated from the OICC. In Fig. 24, the static 
characteristics are presented, showing that both main convert-
ers have nearly the same efficiency [see Fig. 24 (a)] and power 
losses [see Fig. 24(b)], since the OICC is inactive during the 
steady-state operation. The efficiency measurements are per-
formed with 5 V input voltage and 1.5 V output voltage. As it 
can be seen from Fig. 24, the efficiency curves are relatively 
low, due to the high conduction losses, generated on 20 mfi 
shunt resistances, which are used to measure phase currents. 
The efficiency can be improved by using noninvasive sensors 
{RC impedance matching or current transformers). Due to the 
shunt resistances, at full load, additional 2.25 W of losses is gen-
erated, reducing the efficiency by 7%. Since the focus of this 
part of the study is the impact of the OICC circuit on the losses, 
the shunt resistance losses are not excluded from the efficiency 
calculation. 
Further, the dynamic characteristics have been measured and 
presented in Fig. 25. The systems are tested with a pulsating 
load current with 50% duty cycle, while the sweep is performed 
changing the frequency of the load steps. Two sets of experi-
ments have been performed on both prototypes: in the first one, 
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Fig. 25. Dynamic characteristics comparison—LOW_COUTprototype with 
load steps from 0 to 8.4 A (blue; circles); Low_Co UT prototype with load steps 
from 4.2 to 12.6 A (green; diamonds); High_CouT prototype with load steps 
from 0 to 8.4 A (red; squares); High_CouT prototype with load steps from 
4.2 to 12.6 A (pink; triangles): (a) the average output power, (b) average input 
power, (c) efficiency, and (d) power losses comparison. 
the load current is switching from 0 to 8.4 A, while in the sec-
ond the current is switching between 4.2 and 12.6 A with 5 V 
input voltage and 1.5 V output voltage. Due to the fact that 
the duty cycle is 50%, the averaged output power is relatively 
constant for each load current frequency; the output power is 
6.3 W, for the first experiment, and 12.6 W, for the second one as 
presented in Fig. 25(a). The total average input power has been 
measured as well and presented in Fig. 25(b). Furthermore, 
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Fig. 26. OICC average dynamic power losses dependence on the load steps 
frequency—load steps from 0 to 8.4 A (blue; circles); load steps from 4.2 to 
12.6 A (red; squares). 
in Fig. 25(c) and (d), dynamic efficiency, defined as the ratio 
between averaged output and input powers, and total average 
power losses are presented. As it can be seen, when the systems 
are operating with low load current frequency, the input power, 
the efficiency and the power losses are nearly the same compar-
ing LOW_COUT and Higri_C0uTprototypes for corresponding 
cases: LOW_C0UT prototype with 0 to 8.4 A load jump (blue; 
circles) with High_C0uT prototype with 0 to 8.4 A load jump 
(red; squares) and LOW_C0UT prototype with 4.2 to 12.6 A 
load jump (green; diamonds) with High_C0uT prototype with 
4.2 to 12.6 A load jump (pink; triangles). This is due to the 
fact that the time interval when the OICC is active is smaller 
compared to the load current period; thus, the losses are defined 
by the static behavior of both prototypes. As the load current 
frequency increases, the OICC operation time interval becomes 
more relevant, causing an increase of the power losses of the 
LOW_COUT prototype (4.2-12.6 A load steps (blue; circles) and 
4.2-12.6 A load steps (green; diamonds)) and consequently the 
drop in the efficiency. The maximum is achieved at 80 kHz load 
current frequency when the auxiliary current starts to reduce its 
amplitude due to the limited bandwidth of the OICC subsystem 
and implemented auxiliary current reference generator transfer 
function defined by (7). Finally, the OICC power losses depen-
dence is provided in Fig. 26, where the comparison between the 
two experiments is presented. The losses are obtained by sub-
tracting the power losses of the LOW_C0UT and High_C0uT 
prototypes. It can be concluded that the OICC losses do not 
depend on the total output power, rather than the amplitude of 
the load step. Once again, the maximum is at 80 kHz, while the 
expected tendency of the losses value is that the OICC losses 
reduce to no-load losses above OICC subsystem bandwidth, 
BWoicc, since the OICC stops to inject the current and all the 
perturbation is compensated by the output capacitor. With this 
in mind, it can be expected that the biggest impact on the system 
losses is in the frequency range from around one tenth of the 
main converter bandwidth (2 kHz) up to the OICC subsystem 
bandwidth (700 kHz). If the behavior of the load is known, 
it is possible to determine average power which the OICC 
needs to handle and further optimize the system to improve 
efficiency. 
E. Design Guidelines 
As demonstrated so far, the OICC system has the same behav-
ior as the referent system with n - 1 times bigger capacitance; 
thus, in order to design the OICC system, the first step is to de-
sign the High_C0uT prototype. The focus of the optimization of 
the High_C0uT prototype is to achieve as higher efficiency of 
the system as possible, while satisfying dynamic specification. 
After the optimization has been performed, the main converter 
of the Low_C0 UT prototype is obtained. 
The second step is the design of the OICC subsystem. In order 
to design the OICC subsystem, multivariable optimization needs 
to be employed, where the inputs are the bandwidth of the main 
converter BWmain, the value of the output capacitance C 0 U T , 
the deviation of the output voltage AW0UT and load behavior 
statistics: probability of the load steps and the amplitude of 
the load steps A /OUT- The outputs of the optimization are the 
multiplication factor n, the OICC corner frequency /oicc_c, 
the OICC switching frequency / sw-oicc , the inductor Loicc, 
and the power losses estimation. From the bandwidth of the 
main converter, a minimal OICC corner frequency /oiccc is 
defined as twice the BWmííín. This ensures that the deviation 
of the output voltage will be the same in both designs since the 
impedance is improved at the bandwidth of the main converter 
system. The corner frequency can be increased to improve the 
dynamic behavior penalizing the efficiency of the system as 
explained in previous section and shown in Fig. 26. Next step 
is to perform a tradeoff between n and losses of the system. 
As n is increased, the instantaneous auxiliary current is also 
increased. Furthermore, the bandwidth of the OICC subsystem 
BWoicc is determined as (n - l ) /oicc c , which is defining the 
OICC switching frequency as five times bigger to ensure that 
auxiliary converter is behaving as a CCS. In other words, the 
OICC switching frequency is 
/sw-oicc = 5BW0icc = 5(n - l)/oicc_c 
= 1 0 ( n - l ) B W m a i n . (25) 
Both n and /sw-oicc increase the losses in the OICC sub-
system. Finally, the OICC inductance is designed based on the 
maximal slew-rate of auxiliary current reference viaux_ref • The 
goal of optimization is to achieve reduction in size and area of 
the output capacitor while minimally influencing the losses of 
the system. 
Regarding the system controller, its implementation can be 
done using singe D-Latch gate to define both states of the 
system, while detections of the start and end of the transient 
are performed using comparators; thus, AD conversion is not 
needed. 
V. CONCLUSION 
In this study, the OICC concept is extended to the multiphase 
current controlled buck converter with PCMC. Since the OICC 
concept is developed for CMC, current sharing is ensured among 
the phases and the extension to multiphase solution has been 
performed without significant modifications of the initial system 
presented in [25]. 
Furthermore, the OICC subsystem is implemented as a syn-
chronous buck converter with PCMC providing better efficiency 
than those solutions based on LRs. In this study, the Pk_Avg off-
set compensation block has been employed and implemented in 
a simple manner, in order to ensure that the auxiliary current, 
injected at the output node, has the same value given by the 
auxiliary current reference voltage. 
Regarding the dynamic behavior, a two-phase PCMC buck 
converter with the OICC ( C 0 U T = 140 /xF, n = 15) has been 
designed and compared with a converter which has the same 
power stage and n times bigger output capacitor ( C 0 U T = 
2.1 mF). They are compared in terms of dynamic behavior un-
der single resistive load step, repetitive load steps, and dynamic 
efficiency. Both systems exhibit the same dynamic behavior un-
der single resistive load steps of 8.2 A at both simulation and 
experimental levels, thus implying that the reduction of the out-
put capacitor by a factor 15 can be applied (from 2.1 mF down 
to 140 fjF): the OICC prototype has -30 mV output voltage 
deviation under positive load step (-380 mV when the OICC 
is inactive); the second prototype with n times higher capaci-
tance has -35 mV output voltage deviation. Similar results are 
obtained for the down load step. In addition, the state variables 
of both systems have the same dynamic behavior. Furthermore, 
the robustness of the system under repetitive load steps and ca-
pacitor current estimator mismatch is experimentally validated. 
The output voltage peak-to-peak deviation under repetitive load 
steps is 70 mV for the OICC system (600 mV when the OICC 
is inactive) and 50 mV for the converter with 15 times higher 
capacitance. Regarding the capacitor current mismatching, the 
system has been analyzed and tested for ±30% output capacitor 
variation. Although the capacitor current measurement deteri-
orates, the system is robust and the output voltage deviation 
is nearly the same with respect to the nominal case. Another 
contribution of this study is that the system efficiency under a 
pulsating load has been presented and it has been demonstrated 
that the OICC power losses are dependent on the load step am-
plitude instead of the absolute averaged output power, which 
can be used to further optimize the OICC subsystem. 
Furthermore, the output capacitor area is reduced. Total out-
put capacitor area of the prototype with the OICC is 92.8 mm2, 
including the footprints of the output capacitors and the OICC 
power stage (inductor, MOSFETs, and driver), while in the case 
of the converter with n times bigger output capacitor, the area 
is 200.6 mm2, considering the footprint of output capacitors. 
Using discrete technology, a reduction to 46% of the second 
prototype total area is obtained. Further reduction is expected if 
the OICC subsystem is integrated. In addition, the reliability of 
the system is increased, since the prototype with the OICC uses 
only ceramic capacitors, which have significantly larger lifetime 
and reliability compared to the OSCON capacitors employed in 
the prototype with n times bigger capacitor. 
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